Former Doctoral Candidate
Debashis Dhar
Department / Institute
I am designing a Phase-Locked Loop (PLL) based frequency synthesizer for 60 GHz FMCW radar. The single-chip radars will be used to form a phased-array radar for imaging. My research focus is to synchronize the phases of the PLL output signals from different chips.
Recent Publications
Ancillary Activities
No ancillary activities